IN THE CLAIMS

Please amend the claims as follows:

- A computer-implemented method, comprising: 1. (AMENDED) executing a client module configured to simulate behavior of an electronic system; using a remote procedure call (RPC) to transfer process control to a server module that models behavior of a component of the electronic system;
 - controllably advancing simulation time; and returning process control to the client module after execution of the server module.
- The method of claim 1, wherein the client module is a Verilog/PLI module. 2. (Original)
- The method of claim 1, wherein the server module is a System C module. 3. (Original)
- The method of claim 1, wherein the RPC uses the TCP protocol as a transport 4. (Original) layer protocol.
- The method of claim 1, wherein the RPC uses the UDP protocol as a transport layer protocol.
- 6. (Original) The method of claim 1, further comprising mapping a plurality of input ports of the server module to a plurality of signals.
- The method of claim 1, further comprising suspending operation of the server 7. (Original) module.
- The method of claim 1, further comprising returning a return value to the client module after execution of the server module, the return value representing a plurality of output signals.

Title: CO-SIMULATION OF VERILOG/PLI AND SYSTEM C MODULES USING REMOTE PROCEDURE CALL

- 9. (Original) The method of claim 1, further comprising advancing simulation time by one cycle of a clock signal.
- 10. (Original) The method of claim 9, wherein the server module is configured to be sensitive to a positive edge of the clock signal.
- 11. (AMENDED) A computer-readable medium having computer-executable instructions for:

executing a client module configured to simulate behavior of an electronic system; using a remote procedure call (RPC) to transfer process control to a server module that models behavior of a component of the electronic system;

controllably advancing simulation time; and returning process control to the client module after execution of the server module.

- 12. (Original) The computer-readable medium of claim 11, wherein the client module is a Verilog/PLI module.
- 13. (Original) The computer-readable medium of claim 11, wherein the server module is a SystemC module.
- 14. (Original) The computer-readable medium of claim 11, wherein the RPC uses the TCP protocol as a transport layer protocol.
- 15. (Original) The computer-readable medium of claim 11, wherein the RPC uses the UDP protocol as a transport layer protocol.
- 16. (Original) The computer-readable medium of claim 11, having further computer-executable instructions for mapping a plurality of input ports of the server module to a plurality of signals.

- 17. (Original) The computer-readable medium of claim 11, having further computer-executable instructions for suspending operation of the server module.
- 18. (Original) The computer-readable medium of claim 11, having further computer-executable instructions for returning a return value to the client module after execution of the server module, the return value representing a plurality of output signals.
- 19. (Original) The computer readable medium of claim 19, having further computer-executable instructions for advancing simulation time by one cycle of a clock signal.
- 20. (Original) The computer-readable medium of claim 19, wherein the server module is configured to be sensitive to a positive edge of the clock signal.
- 21. (Original) A computer-implemented method, comprising:

executing a Verilog/PLI module configured to simulate behavior of an electronic system; using a remote procedure call (RPC) to transfer process control to a SystemC module that models behavior of a component of the electronic system;

suspending operation of the SystemC module;
advancing simulation time by one cycle of a clock signal; and
returning a return value to the Verilog/PLI module after execution of the SystemC
module, the return value representing a plurality of output signals.

22. (Original) A computer-readable medium having computer-executable instructions for: executing a Verilog/PLI module configured to simulate behavior of an electronic system;

using a remote procedure call (RPC) to transfer process control to a SystemC module that models behavior of a component of the electronic system;

suspending operation of the SystemC module;

advancing simulation time by one cycle of a clock signal; and

returning a return value to the Verilog/PLI module after execution of the SystemC module, the return value representing a plurality of output signals.

23. (Original) A computer-implemented method, comprising:

executing a Verilog/PLI module configured to simulate behavior of an electronic system: using a remote procedure call (RPC) to transfer process control to a SystemC module that models behavior of a component of the electronic system, the System C module having a plurality of global signals mapped to at least one of an input port of the System C module and an output port of the System C module;

suspending operation of the System C module;

advancing simulation time by one cycle of a clock signal having a 50% duty cycle; and returning a pointer associated with a return value to the Verilog/PLI module after execution of the System C module, the return value representing a plurality of output signals.

- 24. (Original) The method of claim 23, further comprising generating the System C module by modifying a model created using the C programming language.
- 25. (Original) The method of claim 23, further comprising implementing the RPC at least in part in the Verilog/PLI module.
- 26. (Original) The method of claim 23, further comprising implementing the RPC at least in part in the System C module.
- 27. (Original) A computer-readable medium having computer-executable instructions for: executing a Verilog/PLI module configured to simulate behavior of an electronic system; using a remote procedure call (RPC) to transfer process control to a System C module that models behavior of a component of the electronic system, the System C module having a plurality of global signals mapped to at least one of an input port of the System C module and an output port of the System C module;

suspending operation of the System C module;

advancing simulation time by one cycle of a clock signal having a 50% duty cycle; and returning a pointer associated with a return value to the Verilog/PLI module after execution of the System C module, the return value representing a plurality of output signals.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Serial Number: 09/941,068

Filing Date: August 28, 2001

Title: CO-SIMULATION OF VERILOG/PLI AND SYSTEM C MODULES USING REMOTE PROCEDURE CALL

Page 7 Dkt: 303.741US1

28. (Original) The computer-readable medium of claim 27, having further computer-executable instructions for generating the System C module by modifying a model created using the C programming language.

- 29. (Original) The computer-readable medium of claim 27, having further computer-executable instructions for implementing the RPC at least in part in the Verilog/PLI module.
- 30. (Original) The computer-readable medium of claim 27, having further computer-executable instructions for implementing the RPC at least in part in the System C module.